	EAST SEARCH	6/27/2006
L# Hi	ts Search String	Databases
S1 4602	32 (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S2 2:	5 S1 and (simulat\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S3 39	9 S1 and (execut\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S4 3.	2 logical unit with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	S1 and (thread\$1 with manager\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	7 S1 and (resource\$1 with manager\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S7 14		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S8 8		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
9 6S		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S10 1:		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S11 3	S	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
•		USPAT;
	_	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S20 8;		USPAT; EPO; JPO; DERWENT; IBM
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		USPAT; EPO; JPO;
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	1 S22 and S23	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S25 3		
		USPAT; EPO; JPO; DERWENT; IBM
		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	••	USPAT; EPO; JPO; DERWENT; I
		USPAT; EPO; JPO; DERWENT;
	4 S4 or (S2 or S3 or S5 or S6 or S7 or S9 or S10 or S11 or S12 or S16 or S17 or S19 or S21 or	EPO; JPO; DERWENT; IBM
	9 S8 or S20 or S29	
S33 70) S31 and S32	EPO; JPO; DERWENT;
	4 S31 or S33	USPAT; EPO; JPO; DERWENT;
S35 4602	02 (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	EPO; JPO; DERWENT;
		EPO; JPO; DERWENT;
S37 39	•	USPAT; EPO; JPO; DERWENT; IBM
S38 32	2 logical unit with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

S35 and (thread\$1 with manager\$1) S35 and (allocat\$3 with resource\$1) S35 and (allocat\$3 with rule\$1) S35 and (resource\$1 with hierarch\$ S35 and (monitor\$3 with request\$1) S35 and (monitor\$3 with request\$1) S35 and (fread or write) with request\$1 S35 and (competition with (read or wr S35 and (competition with (read or wr S35 and (lime with cocupancy or us S35 and (lime with cocupancy or us S35 and (lime with resource) S35 and (time with resource) S35 and (time with resource) S35 and (compar\$4 with result\$1 wit S35 and (compar\$4 with result\$1 wit S35 and (compar\$4 with control\$3) S35 and (compar\$4 with result\$1 wit S35 and (compar\$4 with manager\$ S35 and (compar\$4 with manager\$ S35 and (sequential\$2 or serial\$2) S35 and (frequential\$2 or serial\$2) S35 and (frequential\$2 or arbitrators) S63 or S65 S35 and (frequential\$2 or arbitrators) S65 and (darbitrat\$3 or arbitrators) S65 and (darbitrat\$3 or arbitra\$1) wit S65 and (limit\$1 with "execution tii S35 and (thread\$1 with "execution tii S35 and (thread\$1 with manager\$1) S35 and (thread\$1 with manager\$1) S35 and (thread\$1 with manager\$1) S35 and (limit\$1 with simulat\$3 with thread\$1) S35 and (thread\$1 with manager\$1) S35 and (limit\$1 with simulat\$3 with thread\$1) S35 and (limit\$1 with simulat\$3 with thread\$1) S35 and (limit\$1 with simulat\$3 with thread\$1) S74 and (simulat\$3 with manager\$1) S74 and (lesource\$1 with manager\$1) S74 and (lesource\$1 with manager\$1) S74 and (allocat\$3 with resource\$1) S74 and (allocat\$3 with resource\$1) S74 and (allocat\$3 with resource\$1)	\$1.5 \$1.5 \$1.5 \$1.5 \$1.5 \$1.5 \$1.5 \$1.5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT; EPO; JPO; DERWENT; IBM	US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. CUS-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM. US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM.	USPAT, EPO; JPO; DERWENT; IBM- USPAT, EPO; JPO; DERWENT; IBM- USPAT; EPO; JPO; DERWENT; IBM- USPAT; EPO; JPO; DERWENT; IBM- USPAT; EPO; JPO; DERWENT; IBM-	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	48005864-8862024-865255555555555555555555555555555555555		S35 and (competition with (read or S35 and (resource\$3 with request\$ S35 and (number with request\$1) S35 and (block\$3 with request\$1) S35 and (time with (occupancy or S35 and (time with resource) S54 and S56	S35 and (compar\$4 with result\$1 \$35 and (compar\$4 with result\$1 \$59 and \$60 \$35 and (thread\$1 with control\$3) \$38 or (\$36 or \$37 or \$39 or \$40 \$42 or \$52 or \$61 \$63 and \$64		

S83	21	S74 and (resource\$1 with hierarch\$4)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
S85	g ო	574 and (request\$1 with deadlock\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S86	148	S74 and (monitor\$3 with (read or write))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S87	114	S74 and ((read or write) with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S88	48	S86 and S87	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S89		S74 and (competition with (read or write))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S90	31	S74 and (resource\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S91	87	S74 and (number with request\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S92	28	S74 and (block\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S93	316	S74 and (time with (occupancy or use or utilization))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
894	241	S74 and (time with resource)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S95	43	S93 and S94	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
96S	က	S74 and (thread\$1 with "execution time")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
262	ß	S74 and (limit\$1 with "execution time")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
868	361	S74 and (compar\$4 with result\$1 with simulat\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
839	234	S74 and (compar\$4 with result\$1 with output\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S100	107	S98 and S99	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S101	58	S74 and (thread\$1 with control\$3)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S102	258	S77 or (S75 or S76 or S78 or S79 or S80 or S82 or S83 or S84 or S85 or S89 or S90 c US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	CUS-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S103	266	S81 or S91 or S100	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S104	75	S102 and S103	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S105	258	S102 or S104	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S106	ო	S105 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S107	863	simulat\$3 with (thread\$1 or "logical unit")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S108	88	S107 and ((assign\$4 or allocat\$3) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S109	ω	S108 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
2	7	2002012406	20020124085 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
09/964591		Akio Matsuda et al.	

EAST SEARCH

6/27/2006

	R Abstract								
	Current OR	20050804 712/226	20050728 703/27	20050714 326/30	20050602 707/3	20050519 716/4	20050519 705/1	20050512 703/14	20050505 718/1
	Issue Date	2	2	•	2	•	2	2	2
et 5115	ss Title	US 20050172107 A1 Replay instruction morphing	US 20050165597 A1 Apparatus and method for performing hardware and software co-verification testing	US 20050151562 A1 Apparatus and method for bus signal termination compensation during detected quiet cycle	US 20050120012 A1 Adaptive hierarchy usage monitoring HVAC control system	US 20050108667 A1 METHOD FOR DESIGNING AN INTEGRATED CIRCUIT HAVING MULTIPLE VOLTAGE DO	US 20050108039 A1 Semiconductor intellectual property technology transfer method and system	US 20050102125 A1 Inter-chip communication system	US 20050097551 A1 Multi-threaded virtual state mechanism
Results of search set 5115	Document Kind Codes Title	US 20050172107 A:	US 20050165597 A	US 20050151562 A	US 20050120012 A:	US 20050108667 A1	US 20050108039 A1	US 20050102125 A1	US 20050097551 A1

20050421 714/741 20050414 714/39 20050210 716/4 20050210 716/3 20050210 716/3 20050210 716/3 20050210 716/3 20050203 709/253 20050203 709/253 20041203 711/137 2004123 711/137 2004122 713/193 2004122 713/193 2004122 714/743 2004122 710/22 2004102 713/330 2004102 713/330 2004102 714/30 2004003 714/30 2004003 714/30 2004003 714/30 2004001 716/1 2004001 713/300 2004001 713/300 2004021 713/300 2004021 713/300 2004021 713/300 2004021 713/300 2004021 713/300 2004021 713/300 2004021 713/300 2004021 713/300 20040201 713/300 20040202 713/300 20040202 713/300 20040202 713/30	20031204 703/14 20031120 716/4 20031113 716/1 20031106 707/6 20031030 703/19
1 System and method for generating a test case 1 Method and apparatus for analyzing digital circuits 2 Smulation apparatus, simulation program, and recording medium 3 Method and apparatus for mapping platform-based design to multiple foundry processes 3 Method and apparatus for mapping platform-based design to multiple foundry processes 3 Method and apparatus for mapping platform-based design to multiple foundry processes 4 Method and apparatus for mapping platform-based design to multiple foundry processes 5 Method and apparatus for mapping platform-based design to multiple foundry processes 5 Method and apparatus for mapping platform-based design to multiple foundry processes 6 Method for memory encryption with reduced decryption latency 7 Apparatus and method for memory encryption with reduced decryption latency 8 Apparatus and method for memory encryption with reduced decryption latency 8 Method, system, and program for simulating Input/Output (I/O) requests to test a system 8 Optimal load-based wineless session context transfer 8 Systems, processes and integrated circuits for rate and/or diversity adaptation for packet com 8 Systems, processes and integrated circuits for rate and/or diversity adaptation for packet com 8 Systems, processes and integrated circuits for rate and/or diversity adaptation for packet com 8 Systems and method of memory access control for bus masters 8 Simulation of a poparatus for automated synthesis of multi-channel circuits 8 Method, system and program product for configuring a simulation model of a digital design 9 Method for CPU simulation using virtual machine extensions 9 Use of time steps informated synthesis of multi-channel or for utomated synthesis of multi-channel circuits 9 Method for functional verification of an integrated circuit model in order to create a verification 9 Method for functional verification of an integrated circuit and for address bus power control 9 Apparatus and method for address bus power control 9 Apparatus and method for task arbitration in multi	
US 20050086565 A1 US 20050034088 A1 US 20050034088 A1 US 20050034088 A1 US 20050034086 A1 US 20050023656 A1 US 20050023656 A1 US 200400265993 A1 US 20040259564 A1 US 2004025957 A1 US 20040215434 A1 US 20040158788 A1 US 20040158788 A1 US 20040128416 A1 US 2004011756 A1 US 20040117671 A1 US 20040015808 A1 US 20040015808 A1 US 20040015808 A1	US 20030225556 A1 US 20030217343 A1 US 20030212964 A1 US 20030208488 A1 US 20030204389 A1

20031023 20031016 20031002 20031002 20031002 20030731 20030710 20030710 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030713 20030713 20030713 20030713 20030713 20030713 20030713 20030713 20030713 20030713 20030713	
	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation method and apparatus for evaluating logic states of design nodes for cycle-based simulation Method and apparatus for amortizing critical path computations System and method for organizing, compressing and structuring data for data mining readines Methods and apparatuses for designing integrated circuits Mobile system testing architecture Service clusters and method in a processing system with failover capability Address resolution protocol system and method in a virtual network Inter-chip communication system Response and data phases in a highly pipelined bus architecture Apparatus for optimized constraint characterization with degradation options and associated n Microprocessor design support for computer system and platform validation Apparatus and methods for constraint characterization with degradation options Remote performance management to accelerate distributed processes Testing apparatus and testing method for an integrated circuit, and integrated circuit Method of simulating operation of logical unit, and computer-readable recording medium retain
US 200300200425 A1 US 20030196144 A1 US 20030198299 A1 US 20030148299 A1 US 20030144828 A1 US 20030130833 A1 US 20030126454 A1 US 20030126455 A1 US 20030126442 A1 US 20030126442 A1 US 20030126416 A1 US 20030126416 A1 US 20030126913 A1 US 20030126907 A1 US 20030125907 A1 US 20030125907 A1 US 20030125907 A1 US 20030125907 A1 US 20030093559 A1 US 20030093559 A1 US 20030093254 A1 US 20030093254 A1 US 20030093254 A1 US 20030093255 A1 US 20030093254 A1 US 20030093255 A1 US 20030093259 A1	2003000 130 2003003 130 2003003467 20020194572 20020183054 20020156613 20020156612 20020156612 20020147875 20020144183 20020144183 200201435611 20020143516

System and method for connecting a logic circuit simulation to a network Programmable controller System and method for performing automatic rejuvenation at the optimal time based on work System and method for performing automatic rejuvenation at the optimal time based on work Distributed and apparatus for test generation during circuit design Distributed simulation Digital and analog mixed signal simulation using PLI API Software soft methods for characterizing electronic circuits having multiple power supplies Software rental system, software rental method, and computer program for being executed on Devices, systems and methods for mode driven stops Method and apparatus for debugging programs in a distributed environment Software rental method and apparatus for debugging programs in a distributed environment Software rental method and apparatus for debugging programs in a distributed environment	20011101 20011101 20011004 or bus masters 20050726 20050719 exploration based design creation process 20050712 programming 2005021	ompensation during detected quiet cycle configuration database to configure a hard	omatic rejuvenation at the optimal time based on work 20041116 20041109 20041109 20041026 20041026 20041026 20041026 20041019 20041019 20041019 20041012 20041012 20041012 20041012 20041012 20041012 20041012 20041013 20041013 20040022 20040706	Multi-board connection system for use in electronic design automation Method and apparatus for pipeline hazard detection Integrated circuit with emulation register in JTAG JAP Methods and apparatuses for designing integrated circuits Dynamic evaluation logic system and method Architecture for simulation testbench control Simulation method and compiler for hardware/software programming Apparatus for optimized constraint characterization with degradation options and associated n Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports 20030617 702/120 20030415 703/12
-		Enhanced highly pipelined bus architecture Replay instruction morphing Snoop phase in a highly pipelined bus architecture Synchronization of hardware simulation processes Apparatus and method for bus signal termination of Server system operation control method Method, system and program product for utilizing a	System and method for performing automatic rejuvenation at the optimal Optimal load-based wireless session context transfer Memory mapping system and method System and method for simulation of an integrated circuit design using a Response and data phases in a highly pipelined bus architecture Emulation system with multiple asynchronous clocks Method and apparatus for generation of pipeline hazard test sequences Multithreaded layered-code processor Process of operating a processor with domains and clocks	Mutit-board connection system for use in electronic design automation. Method and apparatus for pipeline hazard detection. Integrated circuit with emulation register in JTAG JAP. Methods and apparatuses for designing integrated circuits. Dynamic evaluation logic system and method. Architecture for simulation testbench control. Simulation method and compiler for hardware/software programming. Apparatus for optimized constraint characterization with degradation of Computer-system-on-a-chip with test-mode addressing of normally of interface for interfacing simulation tests written in a high-level program.
US 20020101824 A1 US 20020099455 A1 US 20020087913 A1 US 20020052725 A1 US 20020049576 A1 US 20020042704 A1 US 20020013918 A1 US 20020013918 A1 US 20010056341 A1	2001003/424 20010027386 6922740 B2 6920418 B2 6918103 B2 6917909 B1 6909330 B2	6907487 6880069 6880031 6879948 6842035 6832298	6820215 6816732 6810442 6807520 6804735 6785873 6772370 6760866	US 6754763 B2 US 6751759 B1 US 6668364 B2 US 6651225 B1 US 6651038 B1 US 666734 B2 US 6581019 B1 US 6581019 B1

20030408 20030401 20030325 20030304 20030304 20030218 20030214 2003021224	20021203 20021022 20021015 20021001 20020910 200209716 20020716 20020514	20020409 716/19 20020219 714/30 20020212 714/739 20020205 703/22 20011120 716/6 20011106 716/18	2001010 20010318 20010717 20010717 20010410 20010403 20010130	
Processor condition sensing circuits, systems and methods Method and an apparatus for Eb/Nt estimation for forward power control in spread spectrum cool of with selectively applied functional and test clocks Client-server simulator, such as an electrical circuit simulator provided by a web server over the Method and apparatus for test generation during circuit design Emulation devices, systems and methods utilizing state machines Methods and apparatuses for designing integrated circuits Method and apparatus for design verification of an integrated circuit using a simulation test be a cool of the cool of th	Locked read/write on separate address/data bus using write barrier METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DE Multithreaded, mixed hardware description languages logic simulation on engineering worksta Efficient system for multi-level shape interactions Method and apparatus for determining the RC delays of a network of an integrated circuit Methods and apparatuses for designing integrated circuits Array board interconnect system and method Microprocessor having addressable communication port Converification system and method	Data hierarchy layout correction and verification method and apparatus Devices, systems and methods for mode driven stops Method and apparatus for test generation during circuit design Synchronization mechanism for distributed hardware simulation Timing-insensitive glitch-free logic system and method Electronic design creation through architectural exploration Time-domain circuit modeller	Tunable architecture for device adapter Tunable architecture for device adapter Prototyping system and a method of operating the same Simulator architecture Method and system for creating, validating, and scaling structural description of electronic dev Integrated circuit test coverage evaluation and adjustment mechanism and method Profile directed simulation used to target time-critical crossproducts during random vector test Method and apparatus for test generation during circuit design	Logic simulation system and method Simulation server system and method Simulation server system and method Optimum buffer placement for noise avoidance Synchronization mechanism for distributed hardware simulation Data processing devices, systems and methods with mode driven stops Verification system for simulator Simulation system for testing and displaying integrated circuit's data transmission function of p. Processor condition sensing circuits, systems and methods Memory simulation system and method Method and apparatus for simulation of a multi-processor circuit Simulation/emulation system and method
US 6546505 B1 US 6542483 B1 US 6539497 B2 US 6530065 B1 US 6530054 B2 US 652985 B1 US 6519754 B1 US 6498999 B1		US 6370679 B1 US 6349392 B1 US 6347388 B1 US 6345242 B1 US 6321366 B1 US 6314552 B1 US 6314389 B1	US 6292764 B1 US 6293764 B1 US 6263303 B1 US 6216252 B1 US 6212667 B1 US 6182258 B1 US 6182258 B1	US 6134516 A US 6134516 A US 6117182 A US 6017384 A US 6077304 A US 6047387 A US 6026230 A US 6014512 A US 6009256 A

US 5960186 A US 5911059 A US 5907698 A US 5905883 A	Digital circuit simulation with data interface scheduling	19990928 703/4
1059 A 7698 A 5883 A	בואומן פונסיון פווויסימיים וויין ממיני ווייניים כסייסימייים	
7698 A 5883 A	Method and apparatus for testing software	18880608 /03/23
5883 A	Method and apparatus for characterizing static and dynamic operation of an architectural systements	19990525 716/6
A 94.00	Verification system for circuit simulator	19990518 703/17
0240 A	System for linking an interposition module between two modules to provide compatibility as m	19990302 703/27
5867689 A	Method and apparatus for emulating a digital cross-connect switch network using a flexible top	19990202 703/23
5867399 A	System and method for creating and validating structural description of electronic system from	19990202 716/18
5850536 A	Method and system for simulated multi-tasking	19981215 703/21
5848236 A	Object-oriented development framework for distributed hardware simulation	19981208 714/33
5841670 A	Emulation devices, systems and methods with distributed control of clock domains	19981124 703/23
5812826 A	Method and apparatus for emulating a network of state monitoring devices	19980922 703/27
5812824 A	Method and system for preventing device access collision in a distributed simulation executing	19980922 703/14
5809286 A	Method and apparatus for emulating a dynamically configured digital cross-connect switch net	
5805792 A	Emulation devices, systems, and methods	19980908 714/28
5801958 A	Method and system for creating and validating low level description of electronic design from t	19980901 716/18
5764948 A	Method and apparatus for determining a composition of an integrated circuit	
5748617 A	Method and apparatus for emulating a digital cross-connect switch network	
5737583 A	Digital circuit simulation	
5732247 A	Interface for interfacing simulation tests written in a high-level programming language to a sim	
5701439 A	Combined discrete-event and continuous model simulation and analysis tool	19971223 703/17
5648910 A	Method of automatically optimizing power supply network for semi-custom made integrated cir	19970715 716/2
5623418 A	System and method for creating and validating structural description of electronic system	19970422 716/1
5621651 A	Emulation devices, systems and methods with distributed control of test interfaces in clock dor	
5594741 A	Method for control of random test vector generation	
5577213 A	Multi-device adapter card for computer	19961119 710/100
5555201 A	Method and system for creating and validating low level description of electronic design from I	19960910 716/1
5553276 A	Self-time processor with dynamic clock generator having plurality of tracking elements for out	19960903 713/500
5546562 A	Method and apparatus to emulate VLSI circuits within a logic simulator	
5544342 A	System and method for prefetching information in a processing system	19960806 711/119
5544067 A	Method and system for creating, deriving and validating structural description of electronic sys	
5535331 A	Processor condition sensing circuits, systems and methods	19960709 714/45
5493672 A	Concurrent simulation of host system at instruction level and input/output system at logic level	
5490096 A	Visual simulation apparatus	
5437037 A	Simulation using compiled function description language	19950725 717/146
5418677 A	Thermal modeling of overcurrent trip during power loss	
5392429 A	Method of operating a multiprocessor computer to solve a set of simultaneous equations	
5371851 A	Graphical data base editor	
5329471 A	Emulation devices, systems and methods utilizing state machines	
5325361 A	System and method for multiplexing data transmissions	19940628 370/401
5146460 A		19920908 714/33
	Direct access storage device with independently stored parity	19911210 714/6
5050069 A	Method and apparatus for simulating m-dimension connection networks in and n-dimension n	19910917 703/13
5036479 A	Modular automated avionics test system	19910730 702/121

	- UK SIMUL 19740430 703/3 19710615 714/45 20050414 20020927 33 2001102 19931022 19920210
Circuit verification accessory Interactive diagnostic methodology and apparatus for microelectronic devices Hardware modeling system and method for simulating portions of electrical circuits Program simulation system including means for ensuring interactive enforcement of constrain Logic network test system with simulator oriented fault test generator HYBRID COMPUTER SYSTEM FOR RAPID GENERATION OF ELECTRIC POWER SYSTE SYSTEM AND METHOD FOR CONVERGING ITERATIONS FOR LOADFLOW SOLUTIONS LOADFLOW COMPUTER AND DC CIRCUIT MODULES EMPOLYED THEREIN FOR SIMUI	UNIVERSAL SYSTEM SERVICE ADAPTER CELL LIBRARY DATABASE AND DESIGN SUPPORT SYSTEM METHOD AND PROGRAM FOR OPERATION SIMULATION OF LOGICAL UNIT AND COMF CELL LIBRARY DATABASE AND DESIGN ASSISTING DEVICE METHOD AND DEVICE FOR EVENT PROCESSING FOR LOGIC SIMULATOR FUNCTION SIMULATION METHOD
US 4937827 A US 4878179 A US 4744084 A US 4677587 A US 3961250 A US 3829667 A US 3824624 A US 3808409 A US 3585599 A US 3585599 A	JP 2005100450 A C JP 2002279011 A N JP 2000305961 A C JP 05274387 A N JP 04040565 A F